

# RedPitaya

## FPGA memory map

<b>Written by</b>	<b>Revision Description</b>	<b>Version</b>	<b>Date</b>
Matej Oblak	Initial	0.1	08/11/13
Matej Oblak	Release1 update	0.2	16/12/13
Matej Oblak	ASG - added burst mode ASG - buffer read pointer readout		Dec. 2014 Jan. 2015
Matej Oblak	AXI master documented		Feb. 2015
Iztok Jeras	Added debounce delay register		Mar. 2015
Iztok Jeras	Added digital loopback, pre trigger status		Apr. 2015
Iztok Jeras	Removed XADC registers GPIO[0] is now R/W		Avg. 2015

## Table of Contents

About Document .....	3
FPGA Memory Map.....	3
Red Pitaya Modules .....	3
Housekeeping .....	4
Oscilloscope .....	5
Arbitrary Signal Generator (ASG) .....	7
PID Controller .....	9
Analog Mixed Signals (AMS).....	11
Daisy Chain .....	13
Power Test .....	14

## About Document

Red Pitaya HDL design has multiple functions, which are configured by registers. It also uses

memory locations to store capture data and generate output signals. All of this are described in this document. Memory location is written in a way that is seen by SW.

## FPGA Memory Map

The table describes address space partitioning implemented on FPGA via AXI GP0 interface. All registers have offsets aligned to 4 bytes and are 32-bit wide. Granularity is 32-bit, meaning that minimum transfer size is 4 bytes. The organization is little-endian .

The memory block is divided into 8 parts. Each part is occupied by individual IP core. Address space of individual application is described in the subsection below. The size of each IP core address space is 4MByte.

For additional informations and better understanding check other documents (schematics, specifications...).

	Start	End	Module Name
CS[0]	0x40000000	0x400FFFFF	Housekeeping
CS[1]	0x40100000	0x401FFFFF	Oscilloscope
CS[2]	0x40200000	0x402FFFFF	Arbitrary signal generator (ASG)
CS[3]	0x40300000	0x403FFFFF	PID controller
CS[4]	0x40400000	0x404FFFFF	Analog mixed signals (AMS)
CS[5]	0x40500000	0x405FFFFF	Daisy chain
CS[6]	0x40600000	0x406FFFFF	FREE
CS[7]	0x40700000	0x407FFFFF	Power test

## Red Pitaya Modules

Here are described submodules used in Red Pitaya FPGA logic.

## **Housekeeping**

<b>offset</b>	<b>description</b>	<b>bits</b>	<b>R/W</b>
<b>0x0</b>	<b>ID</b>		
	<i>Reserved</i>	<b>31:4</b>	<b>R</b>
	Design ID 0-prototype0, 1-release1	<b>3:0</b>	<b>R</b>
<b>0x4</b>	<b>DNA part1</b>		
	DNA[31:0]	<b>31:0</b>	<b>R</b>
<b>0x8</b>	<b>DNA part2</b>		
	<i>Reserved</i>	<b>31:25</b>	<b>R</b>
	DNA[56:32]	<b>24:0</b>	<b>R</b>
<b>0xC</b>	<b>Digital Loopback</b>		
	<i>Reserved</i>	<b>31:1</b>	<b>R</b>
	digital_loop	<b>0</b>	<b>R/W</b>
<b>0x10</b>	<b>Expansion connector direction P</b>		
	<i>Reserved</i>	<b>31:8</b>	<b>R</b>
	Direction for P lines 1-out 0-in	<b>7:0</b>	<b>R/W</b>
<b>0x14</b>	<b>Expansion connector direction N</b>		
	<i>Reserved</i>	<b>31:8</b>	<b>R</b>
	Direction for N lines 1-out 0-in	<b>7:0</b>	<b>R/W</b>
<b>0x18</b>	<b>Expansion connector output P</b>		
	<i>Reserved</i>	<b>31:8</b>	<b>R</b>
	P pins output	<b>7:0</b>	<b>R/W</b>
<b>0x1C</b>	<b>Expansion connector output N</b>		
	<i>Reserved</i>	<b>31:8</b>	<b>R</b>
	N pins output	<b>7:0</b>	<b>R/W</b>
<b>0x20</b>	<b>Expansion connector input P</b>		
	<i>Reserved</i>	<b>31:8</b>	<b>R</b>
	P pins input	<b>7:0</b>	<b>R</b>
<b>0x24</b>	<b>Expansion connector input N</b>		
	<i>Reserved</i>	<b>31:8</b>	<b>R</b>
	N pins input	<b>7:0</b>	<b>R</b>
<b>0x30</b>	<b>LED control</b>		
	<i>Reserved</i>	<b>31:8</b>	<b>R</b>

LEDs 7-0	7:0	R/W
----------	-----	-----

## Oscilloscope

offset	description	bits	R/W
<b>0x0</b>	<b>Configuration</b>		
	<i>Reserved</i>	31:3	R
	Trigger status before acquire ends (0 – pre trigger, 1 – post trigger)	2	R
	Reset write state machine	1	W
	Start writing data into memory (ARM trigger).	0	W
<b>0x4</b>	<b>Trigger source</b>		
	Selects trigger source for data capture. When trigger delay is ended value goes to 0.		
	<i>Reserved</i>	31:4	R
	Trigger source: 1-trig immediately 2-ch A threshold positive edge 3-ch A threshold negative edge 4-ch B threshold positive edge 5-ch B threshold negative edge 6-external trigger positive edge - DIO0_P pin 7-external trigger negative edge 8-arbitrary wave generator application positive edge 9-arbitrary wave generator application negative edge	3:0	R/W
<b>0x8</b>	<b>Ch A threshold</b>		
	<i>Reserved</i>	31:14	R
	Ch A threshold, makes trigger when ADC value cross this value	13:0	R/W
<b>0xC</b>	<b>Ch B threshold</b>		
	<i>Reserved</i>	31:14	R
	Ch B threshold, makes trigger when ADC value cross this value	13:0	R/W
<b>0x10</b>	<b>Delay after trigger</b>		
	Number of decimated data after trigger written into memory	31:0	R/W
<b>0x14</b>	<b>Data decimation</b>		
	Decimate input data, uses data average		
	<i>Reserved</i>	31:17	R
	Data decimation, supports only this values: 1,8, 64,1024,8192,65536. If other value is written data will NOT be correct.	16:0	R/W
<b>0x18</b>	<b>Write pointer - current</b>		
	<i>Reserved</i>	31:14	R
	Current write pointer	13:0	R
<b>0x1C</b>	<b>Write pointer - trigger</b>		
	<i>Reserved</i>	31:14	R

	Write pointer at time when trigger arrived	13:0	R
<b>0x20</b>	<b>Ch A hysteresis</b>		
	<i>Reserved</i>	31:14	R
	Ch A threshold hysteresis. Value must be outside to enable trigger again.	13:0	R/W
<b>0x24</b>	<b>Ch B hysteresis</b>		
	<i>Reserved</i>	31:14	R
	Ch B threshold hysteresis. Value must be outside to enable trigger again.	13:0	R/W
<b>0x28</b>	<b>Other</b>		
	<i>Reserved</i>	31:1	R
	Enable signal average at decimation	0	R/W
<b>0x2C</b>	<b>PreTrigger Counter</b>		
	This unsigned counter holds the number of samples captured between the start of acquire and trigger. The value does not overflow, instead it stops incrementing at 0xffffffff.	31:0	R
<b>0x30</b>	<b>CH A Equalization filter</b>		
	<i>Reserved</i>	31:18	R
	AA Coefficient	17:0	R/W
<b>0x34</b>	<b>CH A Equalization filter</b>		
	<i>Reserved</i>	31:25	R
	BB Coefficient	24:0	R/W
<b>0x38</b>	<b>CH A Equalization filter</b>		
	<i>Reserved</i>	31:25	R
	KK Coefficient	24:0	R/W
<b>0x3C</b>	<b>CH A Equalization filter</b>		
	<i>Reserved</i>	31:25	R
	PP Coefficient	24:0	R/W
<b>0x40</b>	<b>CH B Equalization filter</b>		
	<i>Reserved</i>	31:18	R
	AA Coefficient	17:0	R/W
<b>0x44</b>	<b>CH B Equalization filter</b>		
	<i>Reserved</i>	31:25	R
	BB Coefficient	24:0	R/W
<b>0x48</b>	<b>CH B Equalization filter</b>		
	<i>Reserved</i>	31:25	R
	KK Coefficient	24:0	R/W
<b>0x4C</b>	<b>CH B Equalization filter</b>		

	<i>Reserved</i>	31:25	R
	PP Coefficient	24:0	R/W
<b>0x50</b>	<b>CH A AXI lower address</b>		
	Starting writing address	31:0	R/W
<b>0x54</b>	<b>CH A AXI upper address</b>		
	Address where it jumps to lower	31:0	R/W
<b>0x58</b>	<b>CH A AXI delay after trigger</b>		
	Number of decimated data after trigger written into memory	31:0	R/W
<b>0x5C</b>	<b>CH A AXI enable master</b>		
	<i>Reserved</i>	31:1	R
	Enable AXI master	0	R/W
<b>0x60</b>	<b>CH A AXI write pointer - trigger</b>		
	Write pointer at time when trigger arrived	31:0	R
<b>0x64</b>	<b>CH A AXI write pointer - current</b>		
	Current write pointer	31:0	R
<b>0x70</b>	<b>CH B AXI lower address</b>		
	Starting writing address	31:0	R/W
<b>0x74</b>	<b>CH B AXI upper address</b>		
	Address where it jumps to lower	31:0	R/W
<b>0x78</b>	<b>CH B AXI delay after trigger</b>		
	Number of decimated data after trigger written into memory	31:0	R/W
<b>0x7C</b>	<b>CH B AXI enable master</b>		
	<i>Reserved</i>	31:1	R
	Enable AXI master	0	R/W
<b>0x80</b>	<b>CH B AXI write pointer - trigger</b>		
	Write pointer at time when trigger arrived	31:0	R
<b>0x84</b>	<b>CH B AXI write pointer - current</b>		
	Current write pointer	31:0	R
<b>0x90</b>	<b>Trigger debouncer time</b>		
	Number of ADC clock periods trigger is disabled after activation reset value is decimal 62500 or equivalent to 0.5ms	19:0	R/W
<b>0xA0</b>	<b>Accumulator data sequence length</b>		
	<i>Reserved</i>	31:14	R
<b>0xA4</b>	<b>Accumulator data offset corection ChA</b>		
	<i>Reserved</i>	31:14	R
	signed offset value	13:0	R/W
<b>0xA8</b>	<b>Accumulator data offset corection ChB</b>		
	<i>Reserved</i>	31:14	R

	signed offset value	<b>13:0</b>	<b>R/W</b>
<b>0x10000 to 0x1FFFC</b>	<b>Memory data (16k samples)</b>		
	<i>Reserved</i>	<i>31:16</i>	<i>R</i>
	Captured data for ch A	<b>15:0</b>	<b>R</b>
<b>0x20000 to 0x2FFFC</b>	<b>Memory data (16k samples)</b>		
	<i>Reserved</i>	<i>31:16</i>	<i>R</i>
	Captured data for ch B	<b>15:0</b>	<b>R</b>

## Arbitrary Signal Generator (ASG)

offset	description	bits	R/W
<b>0x0</b>	<b>Configuration</b>		
	<i>Reserved</i>	31:25	R
	ch B external gated repetitions	24	R/W
	ch B set output to 0	23	R/W
	ch B SM reset	22	R/W
	<i>Reserved</i>	21	R/W
	ch B SM wrap pointer (if disabled starts at address 0)	20	R/W
	ch B trigger selector: (don't change when SM is active) 1-trig immediately 2-external trigger positive edge - DIO0_P pin 3-external trigger negative edge	19:16	R/W
	<i>Reserved</i>	15:9	R
	ch A external gated bursts	8	R/W
	ch A set output to 0	7	R/W
	ch A SM reset	6	R/W
	<i>Reserved</i>	5	R/W
	ch A SM wrap pointer (if disabled starts at address 0)	4	R/W
	ch A trigger selector: (don't change when SM is active) 1-trig immediately 2-external trigger positive edge - DIO0_P pin 3-external trigger negative edge	3:0	R/W
<b>0x4</b>	<b>Ch A amplitude scale and offset</b>		
	out = (data*scale)/0x2000 + offset		
	<i>Reserved</i>	31:30	R
	Amplitude offset	29:16	R/W
	<i>Reserved</i>	15:14	R
	Amplitude scale. 0x2000 == multiply by 1. Unsigned	13:0	R/W
<b>0x8</b>	<b>Ch A counter wrap</b>		
	<i>Reserved</i>	31:30	R
	Value where counter wraps around. Depends on SM wrap setting. If it is 1 new value is get by wrap, if value is 0 counter goes to offset value. 16 bits for decimals.	29:0	R/W
<b>0xC</b>	<b>Ch A start offset</b>		
	<i>Reserved</i>	31:30	R
	Counter start offset. Start offset when trigger arrives. 16 bits for decimals.	29:0	R/W

<b>0x10</b>	<b>Ch A counter step</b>		
	<i>Reserved</i>	<b>31:30</b>	<b>R</b>
	Counter step. 16 bits for decimals.	<b>29:0</b>	<b>R/W</b>
<b>0x14</b>	<b>Ch A buffer current read pointer</b>		
	<i>Reserved</i>	<b>31:16</b>	<b>R</b>
	Read pointer	<b>15:2</b>	<b>R/W</b>
	<i>Reserved</i>	<b>1:0</b>	<b>R</b>
<b>0x18</b>	<b>Ch A number of read cycles in one burst</b>		
	<i>Reserved</i>	<b>31:16</b>	<b>R</b>
	Number of repeats of table readout. 0=infinite	<b>15:0</b>	<b>R/W</b>
<b>0x1C</b>	<b>Ch A number of burst repetitions</b>		
	<i>Reserved</i>	<b>31:16</b>	<b>R</b>
	Number of repetitions. 0=disabled	<b>15:0</b>	<b>R/W</b>
<b>0x20</b>	<b>Ch A delay between burst repetitions</b>		
	Delay between repetitions. Granularity=1us	<b>31:0</b>	<b>R/W</b>
<b>0x24</b>	<b>Ch B amplitude scale and offset</b>		
	out = (data*scale)/0x2000 + offset		
	<i>Reserved</i>	<b>31:30</b>	<b>R</b>
	Amplitude offset	<b>29:16</b>	<b>R/W</b>
	<i>Reserved</i>	<b>15:14</b>	<b>R</b>
	Amplitude scale. 0x2000 == multiply by 1. Unsigned	<b>13:0</b>	<b>R/W</b>
<b>0x28</b>	<b>Ch B counter wrap</b>		
	<i>Reserved</i>	<b>31:30</b>	<b>R</b>
	Value where counter wraps around. Depends on SM wrap setting. If it is 1 new value is get by wrap, if value is 0 counter goes to offset value. 16 bits for decimals.	<b>29:0</b>	<b>R/W</b>
<b>0x2C</b>	<b>Ch B start offset</b>		
	<i>Reserved</i>	<b>31:30</b>	<b>R</b>
	Counter start offset. Start offset when trigger arrives. 16 bits for decimals.	<b>29:0</b>	<b>R/W</b>
<b>0x30</b>	<b>Ch B counter step</b>		
	<i>Reserved</i>	<b>31:30</b>	<b>R</b>
	Counter step. 16 bits for decimals.	<b>29:0</b>	<b>R/W</b>
<b>0x34</b>	<b>Ch B buffer current read pointer</b>		
	<i>Reserved</i>	<b>31:16</b>	<b>R</b>
	Read pointer	<b>15:2</b>	<b>R/W</b>
	<i>Reserved</i>	<b>1:0</b>	<b>R</b>
<b>0x38</b>	<b>Ch B number of read cycles in one burst</b>		

	<i>Reserved</i>	<i>31:16</i>	<i>R</i>
	Number of repeats of table readout. 0=infinite	<b>15:0</b>	<b>R/W</b>
<b>0x3C</b>	<b>Ch B number of burst repetitions</b>		
	<i>Reserved</i>	<i>31:16</i>	<i>R</i>
	Number of repetitions. 0=disabled	<b>15:0</b>	<b>R/W</b>
<b>0x40</b>	<b>Ch B delay between burst repetitions</b>		
	Delay between repetitions. Granularity=1us	<b>31:0</b>	<b>R/W</b>
<b>0x10000 to 0x1FFFC</b>	<b>Ch A memory data (16k samples)</b>		
	<i>Reserved</i>	<i>31:14</i>	<i>R</i>
	ch A data	<b>13:0</b>	<b>R/W</b>
<b>0x20000 to 0x2FFFC</b>	<b>Ch B memory data (16k samples)</b>		
	<i>Reserved</i>	<i>31:14</i>	<i>R</i>
	ch B data	<b>13:0</b>	<b>R/W</b>

## PID Controller

offset	description	bits	R/W
<b>0x0</b>	<b>Configuration</b>		
	<i>Reserved</i>	31:4	R
	PID22 integrator reset	3	R/W
	PID21 integrator reset	2	R/W
	PID12 integrator reset	1	R/W
	PID11 integrator reset	0	R/W
<b>0x10</b>	<b>PID11 set point</b>		
	<i>Reserved</i>	31:14	R
	PID11 set point	13:0	R/W
<b>0x14</b>	<b>PID11 proportional coefficient</b>		
	<i>Reserved</i>	31:14	R
	PID11 Kp	13:0	R/W
<b>0x18</b>	<b>PID11 integral coefficient</b>		
	<i>Reserved</i>	31:14	R
	PID11 Ki	13:0	R/W
<b>0x1C</b>	<b>PID11 derivative coefficient</b>		
	<i>Reserved</i>	31:14	R
	PID11 Kd	13:0	R/W
<b>0x20</b>	<b>PID12 set point</b>		
	<i>Reserved</i>	31:14	R
	PID12 set point	13:0	R/W
<b>0x24</b>	<b>PID12 proportional coefficient</b>		
	<i>Reserved</i>	31:14	R
	PID12 Kp	13:0	R/W
<b>0x28</b>	<b>PID12 integral coefficient</b>		
	<i>Reserved</i>	31:14	R
	PID12 Ki	13:0	R/W
<b>0x2C</b>	<b>PID12 derivative coefficient</b>		
	<i>Reserved</i>	31:14	R
	PID12 Kd	13:0	R/W
<b>0x30</b>	<b>PID21 set point</b>		
	<i>Reserved</i>	31:14	R
	PID21 set point	13:0	R/W
<b>0x34</b>	<b>PID21 proportional coefficient</b>		

	<i>Reserved</i>	<i>31:14</i>	<i>R</i>
	PID21 Kp	<b>13:0</b>	<b>R/W</b>
<b>0x38</b>	<b>PID21 integral coefficient</b>		
	<i>Reserved</i>	<i>31:14</i>	<i>R</i>
	PID21 Ki	<b>13:0</b>	<b>R/W</b>
<b>0x3C</b>	<b>PID21 derivative coefficient</b>		
	<i>Reserved</i>	<i>31:14</i>	<i>R</i>
	PID21 Kd	<b>13:0</b>	<b>R/W</b>
<b>0x40</b>	<b>PID22 set point</b>		
	<i>Reserved</i>	<i>31:14</i>	<i>R</i>
	PID22 set point	<b>13:0</b>	<b>R/W</b>
<b>0x44</b>	<b>PID22 proportional coefficient</b>		
	<i>Reserved</i>	<i>31:14</i>	<i>R</i>
	PID22 Kp	<b>13:0</b>	<b>R/W</b>
<b>0x48</b>	<b>PID22 integral coefficient</b>		
	<i>Reserved</i>	<i>31:14</i>	<i>R</i>
	PID22 Ki	<b>13:0</b>	<b>R/W</b>
<b>0x4C</b>	<b>PID22 derivative coefficient</b>		
	<i>Reserved</i>	<i>31:14</i>	<i>R</i>
	PID22 Kd	<b>13:0</b>	<b>R/W</b>

## Analog Mixed Signals (AMS)

offset	description	bits	R/W
<b>0x0</b>	<b>XADC AIF0</b>		
	<i>Reserved</i>	<i>31:12</i>	<i>R</i>
	AIF0 value	<b>11:0</b>	<b>R</b>
<b>0x4</b>	<b>XADC AIF1</b>		
	<i>Reserved</i>	<i>31:12</i>	<i>R</i>
	AIF1 value	<b>11:0</b>	<b>R</b>
<b>0x8</b>	<b>XADC AIF2</b>		
	<i>Reserved</i>	<i>31:12</i>	<i>R</i>
	AIF2 value	<b>11:0</b>	<b>R</b>
<b>0xC</b>	<b>XADC AIF3</b>		
	<i>Reserved</i>	<i>31:12</i>	<i>R</i>
	AIF3 value	<b>11:0</b>	<b>R</b>
<b>0x10</b>	<b>XADC AIF4</b>		
	<i>Reserved</i>	<i>31:12</i>	<i>R</i>
	AIF4 value (5V power supply)	<b>11:0</b>	<b>R</b>
<b>0x20</b>	<b>PWM DAC0</b>		
	<i>Reserved</i>	<i>31:24</i>	<i>R</i>
	PWM value (100% == 156)	<b>23:16</b>	<b>R/W</b>
	Bit select for PWM repetition which have value PWM+1	<b>15:0</b>	<b>R/W</b>
<b>0x24</b>	<b>PWM DAC1</b>		
	<i>Reserved</i>	<i>31:24</i>	<i>R</i>
	PWM value (100% == 156)	<b>23:16</b>	<b>R/W</b>
	Bit select for PWM repetition which have value PWM+1	<b>15:0</b>	<b>R/W</b>
<b>0x28</b>	<b>PWM DAC2</b>		
	<i>Reserved</i>	<i>31:24</i>	<i>R</i>
	PWM value (100% == 156)	<b>23:16</b>	<b>R/W</b>
	Bit select for PWM repetition which have value PWM+1	<b>15:0</b>	<b>R/W</b>
<b>0x2C</b>	<b>PWM DAC3</b>		
	<i>Reserved</i>	<i>31:24</i>	<i>R</i>
	PWM value (100% == 156)	<b>23:16</b>	<b>R/W</b>
	Bit select for PWM repetition which have value PWM+1	<b>15:0</b>	<b>R/W</b>

## Daisy Chain

offset	description	bits	R/W
<b>0x0</b>	<b>Control</b>		
	<i>Reserved</i>	31:2	R
	RX enable	1	R/W
	TX enable	0	R/W
<b>0x4</b>	<b>Transmitter data selector</b>		
	Custom data	31:16	R/W
	<i>Reserved</i>	15:8	R
	Data source 0-data is 0 1-user data (from logic) 2-custom data (from this register) 3-training data (0x0FF) 4-transmit received data (loop back) 5-random data (for testing)	3:0	R/W
<b>0x8</b>	<b>Receiver training</b>		
	<i>Reserved</i>	31:2	R
	Training successful	1	R
	Enable training	0	R/W
<b>0xC</b>	<b>Received data</b>		
	Received data which is different than 0	31:16	R
	Received raw data	15:0	R
<b>0x10</b>	<b>Testing control</b>		
	<i>Reserved</i>	31:1	R
	Reset testing counters (error & data)	0	R/W
<b>0x14</b>	<b>Testing error counter</b>		
	Error increases if received data is not the same as transmitted testing data	31:0	R
<b>0x18</b>	<b>Testing data counter</b>		
	Counter increases when value different as 0 is received	31:0	R

## **Power Test**

<b>offset</b>	<b>description</b>	<b>bits</b>	<b>R/W</b>
<b>0x0</b>	<b>Control</b>		
	<i>Reserved</i>	<i>31:1</i>	<i>R</i>
	Enable module	<b>0</b>	<b>R/W</b>